[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH v6 58/72] target/riscv: rvv-1.0: floating-point min/max instructi
From: |
frank . chang |
Subject: |
[PATCH v6 58/72] target/riscv: rvv-1.0: floating-point min/max instructions |
Date: |
Tue, 12 Jan 2021 17:39:32 +0800 |
From: Frank Chang <frank.chang@sifive.com>
Signed-off-by: Frank Chang <frank.chang@sifive.com>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
---
target/riscv/vector_helper.c | 24 ++++++++++++------------
1 file changed, 12 insertions(+), 12 deletions(-)
diff --git a/target/riscv/vector_helper.c b/target/riscv/vector_helper.c
index c5e65720120..e3056a06fe2 100644
--- a/target/riscv/vector_helper.c
+++ b/target/riscv/vector_helper.c
@@ -3596,28 +3596,28 @@ GEN_VEXT_V_ENV(vfsqrt_v_w, 4, 4)
GEN_VEXT_V_ENV(vfsqrt_v_d, 8, 8)
/* Vector Floating-Point MIN/MAX Instructions */
-RVVCALL(OPFVV2, vfmin_vv_h, OP_UUU_H, H2, H2, H2, float16_minnum)
-RVVCALL(OPFVV2, vfmin_vv_w, OP_UUU_W, H4, H4, H4, float32_minnum)
-RVVCALL(OPFVV2, vfmin_vv_d, OP_UUU_D, H8, H8, H8, float64_minnum)
+RVVCALL(OPFVV2, vfmin_vv_h, OP_UUU_H, H2, H2, H2, float16_minnum_noprop)
+RVVCALL(OPFVV2, vfmin_vv_w, OP_UUU_W, H4, H4, H4, float32_minnum_noprop)
+RVVCALL(OPFVV2, vfmin_vv_d, OP_UUU_D, H8, H8, H8, float64_minnum_noprop)
GEN_VEXT_VV_ENV(vfmin_vv_h, 2, 2)
GEN_VEXT_VV_ENV(vfmin_vv_w, 4, 4)
GEN_VEXT_VV_ENV(vfmin_vv_d, 8, 8)
-RVVCALL(OPFVF2, vfmin_vf_h, OP_UUU_H, H2, H2, float16_minnum)
-RVVCALL(OPFVF2, vfmin_vf_w, OP_UUU_W, H4, H4, float32_minnum)
-RVVCALL(OPFVF2, vfmin_vf_d, OP_UUU_D, H8, H8, float64_minnum)
+RVVCALL(OPFVF2, vfmin_vf_h, OP_UUU_H, H2, H2, float16_minnum_noprop)
+RVVCALL(OPFVF2, vfmin_vf_w, OP_UUU_W, H4, H4, float32_minnum_noprop)
+RVVCALL(OPFVF2, vfmin_vf_d, OP_UUU_D, H8, H8, float64_minnum_noprop)
GEN_VEXT_VF(vfmin_vf_h, 2, 2)
GEN_VEXT_VF(vfmin_vf_w, 4, 4)
GEN_VEXT_VF(vfmin_vf_d, 8, 8)
-RVVCALL(OPFVV2, vfmax_vv_h, OP_UUU_H, H2, H2, H2, float16_maxnum)
-RVVCALL(OPFVV2, vfmax_vv_w, OP_UUU_W, H4, H4, H4, float32_maxnum)
-RVVCALL(OPFVV2, vfmax_vv_d, OP_UUU_D, H8, H8, H8, float64_maxnum)
+RVVCALL(OPFVV2, vfmax_vv_h, OP_UUU_H, H2, H2, H2, float16_maxnum_noprop)
+RVVCALL(OPFVV2, vfmax_vv_w, OP_UUU_W, H4, H4, H4, float32_maxnum_noprop)
+RVVCALL(OPFVV2, vfmax_vv_d, OP_UUU_D, H8, H8, H8, float64_maxnum_noprop)
GEN_VEXT_VV_ENV(vfmax_vv_h, 2, 2)
GEN_VEXT_VV_ENV(vfmax_vv_w, 4, 4)
GEN_VEXT_VV_ENV(vfmax_vv_d, 8, 8)
-RVVCALL(OPFVF2, vfmax_vf_h, OP_UUU_H, H2, H2, float16_maxnum)
-RVVCALL(OPFVF2, vfmax_vf_w, OP_UUU_W, H4, H4, float32_maxnum)
-RVVCALL(OPFVF2, vfmax_vf_d, OP_UUU_D, H8, H8, float64_maxnum)
+RVVCALL(OPFVF2, vfmax_vf_h, OP_UUU_H, H2, H2, float16_maxnum_noprop)
+RVVCALL(OPFVF2, vfmax_vf_w, OP_UUU_W, H4, H4, float32_maxnum_noprop)
+RVVCALL(OPFVF2, vfmax_vf_d, OP_UUU_D, H8, H8, float64_maxnum_noprop)
GEN_VEXT_VF(vfmax_vf_h, 2, 2)
GEN_VEXT_VF(vfmax_vf_w, 4, 4)
GEN_VEXT_VF(vfmax_vf_d, 8, 8)
--
2.17.1
- [PATCH v6 49/72] target/riscv: rvv-1.0: slide instructions, (continued)
- [PATCH v6 49/72] target/riscv: rvv-1.0: slide instructions, frank . chang, 2021/01/12
- [PATCH v6 50/72] target/riscv: rvv-1.0: floating-point slide instructions, frank . chang, 2021/01/12
- [PATCH v6 51/72] target/riscv: rvv-1.0: narrowing fixed-point clip instructions, frank . chang, 2021/01/12
- [PATCH v6 52/72] target/riscv: rvv-1.0: single-width floating-point reduction, frank . chang, 2021/01/12
- [PATCH v6 53/72] target/riscv: rvv-1.0: widening floating-point reduction instructions, frank . chang, 2021/01/12
- [PATCH v6 54/72] target/riscv: rvv-1.0: single-width scaling shift instructions, frank . chang, 2021/01/12
- [PATCH v6 55/72] target/riscv: rvv-1.0: remove widening saturating scaled multiply-add, frank . chang, 2021/01/12
- [PATCH v6 56/72] target/riscv: rvv-1.0: remove vmford.vv and vmford.vf, frank . chang, 2021/01/12
- [PATCH v6 59/72] target/riscv: introduce floating-point rounding mode enum, frank . chang, 2021/01/12
- [PATCH v6 57/72] target/riscv: rvv-1.0: remove integer extract instruction, frank . chang, 2021/01/12
- [PATCH v6 58/72] target/riscv: rvv-1.0: floating-point min/max instructions,
frank . chang <=
- [PATCH v6 60/72] target/riscv: rvv-1.0: floating-point/integer type-convert instructions, frank . chang, 2021/01/12
- [PATCH v6 62/72] target/riscv: add "set round to odd" rounding mode helper function, frank . chang, 2021/01/12
- [PATCH v6 61/72] target/riscv: rvv-1.0: widening floating-point/integer type-convert, frank . chang, 2021/01/12
- [PATCH v6 63/72] target/riscv: rvv-1.0: narrowing floating-point/integer type-convert, frank . chang, 2021/01/12
- [PATCH v6 64/72] target/riscv: rvv-1.0: relax RV_VLEN_MAX to 1024-bits, frank . chang, 2021/01/12
- [PATCH v6 65/72] target/riscv: rvv-1.0: implement vstart CSR, frank . chang, 2021/01/12
- [PATCH v6 67/72] target/riscv: rvv-1.0: set mstatus.SD bit when writing vector CSRs, frank . chang, 2021/01/12
- [PATCH v6 66/72] target/riscv: rvv-1.0: trigger illegal instruction exception if frm is not valid, frank . chang, 2021/01/12
- [PATCH v6 68/72] target/riscv: gdb: modify gdb csr xml file to align with csr register map, frank . chang, 2021/01/12