qemu-riscv
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH 1/5] target/riscv: Add initial support for native debug


From: Richard Henderson
Subject: Re: [PATCH 1/5] target/riscv: Add initial support for native debug
Date: Fri, 29 Oct 2021 12:41:32 -0700
User-agent: Mozilla/5.0 (X11; Linux x86_64; rv:78.0) Gecko/20100101 Thunderbird/78.13.0

On 10/29/21 8:25 AM, Bin Meng wrote:
@@ -231,6 +232,10 @@ struct CPURISCVState {
      pmp_table_t pmp_state;
      target_ulong mseccfg;
+ /* trigger module */
+    target_ulong trigger_cur;
+    trigger_type2_t trigger_type2[TRIGGER_TYPE2_NUM];

You need to add a subsection to machine.c to migrate this state.


r~



reply via email to

[Prev in Thread] Current Thread [Next in Thread]