[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PULL 02/14] hw: arm: aspeed: Enable mac0/1 instead of mac1/2 for g220a
From: |
Cédric Le Goater |
Subject: |
[PULL 02/14] hw: arm: aspeed: Enable mac0/1 instead of mac1/2 for g220a |
Date: |
Mon, 13 Sep 2021 18:12:52 +0200 |
From: Guenter Roeck <linux@roeck-us.net>
According to its dts file in the Linux kernel, we need mac0 and mac1 enabled
instead of mac1 and mac2. Also, g220a is based on aspeed-g5 (ast2500) which
doesn't even have the third interface.
Signed-off-by: Guenter Roeck <linux@roeck-us.net>
Reviewed-by: Cédric Le Goater <clg@kaod.org>
Message-Id: <20210810035742.550391-1-linux@roeck-us.net>
Signed-off-by: Cédric Le Goater <clg@kaod.org>
---
hw/arm/aspeed.c | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/hw/arm/aspeed.c b/hw/arm/aspeed.c
index ecf0c9cfacb8..20e3a7716006 100644
--- a/hw/arm/aspeed.c
+++ b/hw/arm/aspeed.c
@@ -997,7 +997,7 @@ static void aspeed_machine_g220a_class_init(ObjectClass
*oc, void *data)
amc->fmc_model = "n25q512a";
amc->spi_model = "mx25l25635e";
amc->num_cs = 2;
- amc->macs_mask = ASPEED_MAC1_ON | ASPEED_MAC2_ON;
+ amc->macs_mask = ASPEED_MAC0_ON | ASPEED_MAC1_ON;
amc->i2c_init = g220a_bmc_i2c_init;
mc->default_ram_size = 1024 * MiB;
mc->default_cpus = mc->min_cpus = mc->max_cpus =
--
2.31.1
[PULL 03/14] watchdog: aspeed: Sanitize control register values, Cédric Le Goater, 2021/09/13
[PULL 01/14] hw: arm: aspeed: Enable eth0 interface for aspeed-ast2600-evb, Cédric Le Goater, 2021/09/13
[PULL 05/14] hw: aspeed_gpio: Simplify 1.8V defines, Cédric Le Goater, 2021/09/13
[PULL 02/14] hw: arm: aspeed: Enable mac0/1 instead of mac1/2 for g220a,
Cédric Le Goater <=
[PULL 11/14] arm/aspeed: Add DPS310 to Witherspoon and Rainier, Cédric Le Goater, 2021/09/13
[PULL 10/14] hw/misc: Add Infineon DPS310 sensor model, Cédric Le Goater, 2021/09/13
[PULL 06/14] hw: aspeed_gpio: Clarify GPIO controller name, Cédric Le Goater, 2021/09/13
[PULL 12/14] hw/arm/aspeed: Initialize AST2600 UART clock selection registers, Cédric Le Goater, 2021/09/13
Re: [PULL 00/14] aspeed queue, Peter Maydell, 2021/09/14
[PULL 00/14] aspeed queue, Cédric Le Goater, 2021/09/20