[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PULL 09/15] target/ppc/mmu_common: Fix table layout of "info tlb" HMP c
From: |
Daniel Henrique Barboza |
Subject: |
[PULL 09/15] target/ppc/mmu_common: Fix table layout of "info tlb" HMP command |
Date: |
Tue, 20 Dec 2022 10:52:45 -0300 |
From: Bernhard Beschow <shentey@gmail.com>
Starting with the URWX columns the columns didn't line up.
Before:
QEMU 7.2.50 monitor - type 'help' for more information
(qemu) info tlb
TLB0:
Effective Physical Size TID TS SRWX URWX WIMGE U0123
0x0000000000a80000 0x000000000105d000 4K 117 0 SR--UR-- --M-- U----
0x0000000000100000 0x000000000114e000 4K 117 0 SR--UR-- --M-- U----
<snip
TLB1:
Effective Physical Size TID TS SRWX URWX WIMGE U0123
0x00000000c0000000 0x0000000000000000 16M 0 0 SR-XU--- --M-- U----
0x00000000c1000000 0x0000000001000000 16M 0 0 SRW-U--- --M-- U----
<snip>
(qemu)
After:
QEMU 7.2.50 monitor - type 'help' for more information
(qemu) info tlb
TLB0:
Effective Physical Size TID TS SRWX URWX WIMGE U0123
0x00000000b7a00000 0x000000000fcf5000 4K 18 0 SR-- UR-- --M-- U----
0x0000000000800000 0x000000000fd73000 4K 18 0 SR-- UR-X --M-- U----
<snip>
TLB1:
Effective Physical Size TID TS SRWX URWX WIMGE U0123
0x00000000c0000000 0x0000000000000000 16M 0 0 SR-X U--- --M-- U----
0x00000000c1000000 0x0000000001000000 16M 0 0 SRW- U--- --M-- U----
<snip>
(qemu)
Signed-off-by: Bernhard Beschow <shentey@gmail.com>
Reviewed-by: Cédric Le Goater <clg@kaod.org>
Reviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org>
Message-Id: <20221216145709.271940-3-shentey@gmail.com>
Signed-off-by: Daniel Henrique Barboza <danielhb413@gmail.com>
---
target/ppc/mmu_common.c | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/target/ppc/mmu_common.c b/target/ppc/mmu_common.c
index 49067c05e6..8901f4d134 100644
--- a/target/ppc/mmu_common.c
+++ b/target/ppc/mmu_common.c
@@ -980,7 +980,7 @@ static void mmubooke206_dump_one_tlb(CPUPPCState *env, int
tlbn, int offset,
pa = entry->mas7_3 & ~(size - 1);
qemu_printf("0x%016" PRIx64 " 0x%016" PRIx64 " %4s %-5u %1u S%c%c%c"
- "U%c%c%c %c%c%c%c%c U%c%c%c%c\n",
+ " U%c%c%c %c%c%c%c%c U%c%c%c%c\n",
(uint64_t)ea, (uint64_t)pa,
book3e_tsize_to_str[tsize],
(entry->mas1 & MAS1_TID_MASK) >> MAS1_TID_SHIFT,
--
2.38.1
- [PULL 00/15] ppc queue, Daniel Henrique Barboza, 2022/12/20
- [PULL 01/15] MAINTAINERS: downgrade PPC KVM/TCG CPUs and pSeries to 'Odd Fixes', Daniel Henrique Barboza, 2022/12/20
- [PULL 02/15] hw/sd/sdhci: MMIO region is implemented in 32-bit accesses, Daniel Henrique Barboza, 2022/12/20
- [PULL 03/15] hw/sd/sdhci: Support big endian SD host controller interfaces, Daniel Henrique Barboza, 2022/12/20
- [PULL 04/15] hw/ppc/e500: Add Freescale eSDHC to e500plat, Daniel Henrique Barboza, 2022/12/20
- [PULL 05/15] target/ppc/kvm: Add missing "cpu.h" and "exec/hwaddr.h", Daniel Henrique Barboza, 2022/12/20
- [PULL 06/15] hw/ppc/vof: Do not include the full "cpu.h", Daniel Henrique Barboza, 2022/12/20
- [PULL 07/15] hw/ppc/spapr: Reduce "vof.h" inclusion, Daniel Henrique Barboza, 2022/12/20
- [PULL 08/15] target/ppc/mmu_common: Log which effective address had no TLB entry found, Daniel Henrique Barboza, 2022/12/20
- [PULL 09/15] target/ppc/mmu_common: Fix table layout of "info tlb" HMP command,
Daniel Henrique Barboza <=
- [PULL 10/15] hw/ppc/virtex_ml507: Prefer local over global variable, Daniel Henrique Barboza, 2022/12/20
- [PULL 11/15] hw/ppc/e500: Prefer local variable over qdev_get_machine(), Daniel Henrique Barboza, 2022/12/20
- [PULL 12/15] hw/ppc/e500: Resolve variable shadowing, Daniel Henrique Barboza, 2022/12/20
- [PULL 13/15] hw/ppc/e500: Move comment to more appropriate place, Daniel Henrique Barboza, 2022/12/20
- [PULL 14/15] target/ppc: Implement the DEXCR and HDEXCR, Daniel Henrique Barboza, 2022/12/20
- [PULL 15/15] target/ppc: Check DEXCR on hash{st, chk} instructions, Daniel Henrique Barboza, 2022/12/20
- Re: [PULL 00/15] ppc queue, Peter Maydell, 2022/12/20