qemu-ppc
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[PATCH 06/12] target/mips: Use generic hrev64_i64() in DSBH opcode


From: Philippe Mathieu-Daudé
Subject: [PATCH 06/12] target/mips: Use generic hrev64_i64() in DSBH opcode
Date: Tue, 22 Aug 2023 14:57:51 +0200

Signed-off-by: Philippe Mathieu-Daudé <philmd@linaro.org>
---
 target/mips/tcg/translate.c | 11 +----------
 1 file changed, 1 insertion(+), 10 deletions(-)

diff --git a/target/mips/tcg/translate.c b/target/mips/tcg/translate.c
index 4f34ea9b6a..08ee745a6d 100644
--- a/target/mips/tcg/translate.c
+++ b/target/mips/tcg/translate.c
@@ -4936,16 +4936,7 @@ static void gen_bshfl(DisasContext *ctx, uint32_t op2, 
int rt, int rd)
         break;
 #if defined(TARGET_MIPS64)
     case OPC_DSBH:
-        {
-            TCGv t1 = tcg_temp_new();
-            TCGv t2 = tcg_constant_tl(0x00FF00FF00FF00FFULL);
-
-            tcg_gen_shri_tl(t1, t0, 8);
-            tcg_gen_and_tl(t1, t1, t2);
-            tcg_gen_and_tl(t0, t0, t2);
-            tcg_gen_shli_tl(t0, t0, 8);
-            tcg_gen_or_tl(cpu_gpr[rd], t0, t1);
-        }
+        tcg_gen_hrev64_i64(cpu_gpr[rd], t0);
         break;
     case OPC_DSHD:
         tcg_gen_hswap_i64(cpu_gpr[rd], t0);
-- 
2.41.0




reply via email to

[Prev in Thread] Current Thread [Next in Thread]