qemu-riscv
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH v3 20/20] target/riscv: Enable uxl field write


From: Richard Henderson
Subject: Re: [PATCH v3 20/20] target/riscv: Enable uxl field write
Date: Thu, 11 Nov 2021 19:20:20 +0100
User-agent: Mozilla/5.0 (X11; Linux x86_64; rv:78.0) Gecko/20100101 Thunderbird/78.13.0

On 11/11/21 4:18 PM, Frédéric Pétrot wrote:
Still missing the update for write_sstatus, which I think is simply an update to sstatus_v1_10_mask.

   I take the liberty to jump in as I face the issue of updating that mask in 
the
   128-bit patches: sstatus_v1_10_mask is a target_ulong, and when compiling for
   32-bit hosts, we can't just or it with MSTATUS64_S/UXL that lie above the
   32-bit limits.

Surely (target_ulong)MSTATUS64_UXL will properly produce 0 when oring into sstatus_v1_10_mask? Which is correct for an RV32-only build.


r~



reply via email to

[Prev in Thread] Current Thread [Next in Thread]