[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [PATCH v4 02/17] qemu/int128: addition of a few 128-bit operations
|
From: |
Philippe Mathieu-Daudé |
|
Subject: |
Re: [PATCH v4 02/17] qemu/int128: addition of a few 128-bit operations |
|
Date: |
Mon, 25 Oct 2021 17:47:32 +0200 |
|
User-agent: |
Mozilla/5.0 (X11; Linux x86_64; rv:91.0) Gecko/20100101 Thunderbird/91.2.0 |
On 10/25/21 14:28, Frédéric Pétrot wrote:
> Addition of not, xor, div and rem on 128-bit integers, used in particular
> within div/rem and csr helpers for computations on 128-bit registers in
> the 128-bit riscv target.
>
> Signed-off-by: Frédéric Pétrot <frederic.petrot@univ-grenoble-alpes.fr>
> Co-authored-by: Fabien Portas <fabien.portas@grenoble-inp.org>
> ---
> include/qemu/int128.h | 26 +++++
> util/int128.c | 218 ++++++++++++++++++++++++++++++++++++++++++
> util/meson.build | 1 +
> 3 files changed, 245 insertions(+)
> create mode 100644 util/int128.c
If you ever have to respin, please split the logical operations in
one patch and the div/rem in another.
- [PATCH v4 00/17] Adding partial support for 128-bit riscv target, Frédéric Pétrot, 2021/10/25
- [PATCH v4 05/17] target/riscv: array for the 64 upper bits of 128-bit registers, Frédéric Pétrot, 2021/10/25
- [PATCH v4 01/17] exec/memop: Rename MO_Q definition as MO_UQ and add MO_UO, Frédéric Pétrot, 2021/10/25
- [PATCH v4 03/17] target/riscv: additional macros to check instruction support, Frédéric Pétrot, 2021/10/25
- [PATCH v4 02/17] qemu/int128: addition of a few 128-bit operations, Frédéric Pétrot, 2021/10/25
- Re: [PATCH v4 02/17] qemu/int128: addition of a few 128-bit operations,
Philippe Mathieu-Daudé <=
- [PATCH v4 04/17] target/riscv: separation of bitwise logic and aritmetic helpers, Frédéric Pétrot, 2021/10/25
- [PATCH v4 09/17] target/riscv: support for 128-bit bitwise instructions, Frédéric Pétrot, 2021/10/25
- [PATCH v4 08/17] target/riscv: accessors to registers upper part and 128-bit load/store, Frédéric Pétrot, 2021/10/25
- [PATCH v4 06/17] target/riscv: setup everything so that riscv128-softmmu compiles, Frédéric Pétrot, 2021/10/25