qemu-devel
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH v10 01/16] target/riscv: Introduce temporary in gen_add_uw()


From: Richard Henderson
Subject: Re: [PATCH v10 01/16] target/riscv: Introduce temporary in gen_add_uw()
Date: Sun, 5 Sep 2021 10:03:44 +0200
User-agent: Mozilla/5.0 (X11; Linux x86_64; rv:78.0) Gecko/20100101 Thunderbird/78.13.0

On 9/4/21 10:35 PM, Philipp Tomsich wrote:
Following the recent changes in translate.c, gen_add_uw() causes
failures on CF3 and SPEC2017 due to the reuse of arg1.  Fix these
regressions by introducing a temporary.

Signed-off-by: Philipp Tomsich<philipp.tomsich@vrull.eu>
---

Changes in v10:
- new patch

  target/riscv/insn_trans/trans_rvb.c.inc | 6 ++++--
  1 file changed, 4 insertions(+), 2 deletions(-)

Fixes: 191d1dafae9c ("target/riscv: Add DisasExtend to gen_arith*")
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>


r~




reply via email to

[Prev in Thread] Current Thread [Next in Thread]