Re: [PATCH v10 02/16] target/riscv: fix clzw implementation to operate o

qemu-devel

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH v10 02/16] target/riscv: fix clzw implementation to operate o

From:	Richard Henderson
Subject:	Re: [PATCH v10 02/16] target/riscv: fix clzw implementation to operate on arg1
Date:	Sun, 5 Sep 2021 10:06:19 +0200
User-agent:	Mozilla/5.0 (X11; Linux x86_64; rv:78.0) Gecko/20100101 Thunderbird/78.13.0

On 9/4/21 10:35 PM, Philipp Tomsich wrote:

The refactored gen_clzw() uses ret as its argument, instead of arg1.
Fix it.

Signed-off-by: Philipp Tomsich<philipp.tomsich@vrull.eu>
---

Changes in v10:
- New patch, fixing regressions discovered with x264_r.


Fixes: 60903915050 ("target/riscv: Add DisasExtend to gen_unary")
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>


r~

[Prev in Thread]

Current Thread

[Next in Thread]

[PATCH v10 00/16] target/riscv: Update QEmu for Zb[abcs] 1.0.0, Philipp Tomsich, 2021/09/04
- [PATCH v10 02/16] target/riscv: fix clzw implementation to operate on arg1, Philipp Tomsich, 2021/09/04
  - Re: [PATCH v10 02/16] target/riscv: fix clzw implementation to operate on arg1, Richard Henderson <=
  - Re: [PATCH v10 02/16] target/riscv: fix clzw implementation to operate on arg1, Alistair Francis, 2021/09/06
  - Re: [PATCH v10 02/16] target/riscv: fix clzw implementation to operate on arg1, Bin Meng, 2021/09/08
- [PATCH v10 05/16] target/riscv: Reassign instructions to the Zba-extension, Philipp Tomsich, 2021/09/04
  - Re: [PATCH v10 05/16] target/riscv: Reassign instructions to the Zba-extension, Bin Meng, 2021/09/08
- [PATCH v10 08/16] target/riscv: Reassign instructions to the Zbs-extension, Philipp Tomsich, 2021/09/04
  - Re: [PATCH v10 08/16] target/riscv: Reassign instructions to the Zbs-extension, Bin Meng, 2021/09/08
- [PATCH v10 11/16] target/riscv: Add orc.b instruction for Zbb, removing gorc/gorci, Philipp Tomsich, 2021/09/04
- [PATCH v10 04/16] target/riscv: Add x-zba, x-zbb, x-zbc and x-zbs properties, Philipp Tomsich, 2021/09/04
  - Re: [PATCH v10 04/16] target/riscv: Add x-zba, x-zbb, x-zbc and x-zbs properties, Bin Meng, 2021/09/08
- [PATCH v10 10/16] target/riscv: Reassign instructions to the Zbb-extension, Philipp Tomsich, 2021/09/04

Prev by Date: Re: [PATCH v10 01/16] target/riscv: Introduce temporary in gen_add_uw()
Next by Date: Re: [PATCH v10 03/16] target/riscv: clwz must ignore high bits (use shift-left & changed logic)
Previous by thread: [PATCH v10 02/16] target/riscv: fix clzw implementation to operate on arg1
Next by thread: Re: [PATCH v10 02/16] target/riscv: fix clzw implementation to operate on arg1
Index(es):
- Date
- Thread